


signal of one horizontal scanning period before to restore the wide band luminance signal.


CONSTITUTION: A wide band luminance signal Y and a color signal C separated from a color video signal are inputted to an input terminal 1, and the signal Y has the band compressed to about 1/2 by dot interlacing of a modulator 2. A compressed luminance signal Y' and the color signal C are recorded on a VTR 3, and jitter is removed by a time base corrector 5 to obtain the luminance signal Y' and a color difference signal R-Y', and a scan converter 6 is used to generate the luminance signal Y' and the luminance signal Y' of one line before based on these signals, and they are supplied to a demodulator 7. Simultaneously, the output of the converter 6 is inputted to a matrix circuit 8, and this output and the output of the demodulator 7 are converted to R, G, and B signals, and they are displayed on a non-interlace monitor 9.

COPYRIGHT: (C)1989,JPO&Japio

特開平1-23678




第 1 図



第 2 図

	U	1	Document ID	Issue Dat	
13			EP 369285 A	1990052	Picture processing system appl
				3	signal - avoids pixel errors arisi
					and converted progressive vide
14			JP 2002010201 A	2002011	RECORDING AND REPRODU
15			JP 01236787 A	1989092	RECORDING AND REPRODU
				1	LUMINANCE SIGNAL
16			US 5986695 A	1999111	Recording method and apparat
				6	recording medium of security s



第 5 図

PATENT ABSTRACTS OF JAPAN

(11)Publication number : 01-157180

(43)Date of publication of application : 20.06.1989

(51)Int.Cl.

H04N 7/01

(21)Application number : 62-315742

(71)Applicant : IIZERU:KK

(22)Date of filing : 14.12.1987


(72)Inventor : KUMAGAI RYOHEI

(54) SCAN CONVERTER

(57)Abstract:

PURPOSE: To decrease memory capacity by writing a next interlace image to a frame memory part, to which a reading is complete, or moving a raster in a line memory part to the frame memory part to which the reading is executed.

CONSTITUTION: The frame memory part, which can hold the interlace image equivalent to one picture, and the line memory part, which can hold an image for one raster part, are allocated to the RAM part of a dual port memory 2. The control of the dual port memory 2 is executed by an address reading and writing control means. Then, each time one raster part is read from the frame memory part, the next interlace image is written per raster to a memory area, in which the reading is completed, or, after the next interlace image is written per raster to the line memory part, the image equivalent to one raster is read from the frame memory part and the raster in the line memory part is moved to a storing area in which the reading is executed.



LEGAL STATUS

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the
examiner's decision of rejection or application
converted registration]